Alan Stern, Rowland Institute at Harvard Paul E. McKenney, Meta Platforms Kernel Team Michael Wong, Codeplay Maged Michael Kangrejos, Copenhagen, Denmark, September 8, 2024

Lifetime-End Pointer Zap & How to Avoid OOTA Without Really Trying

Overview

This is just an overview, not a replacement for the papers themselves

- P2414R4 "Pointer lifetime-end zap proposed solutions"
	- https://www.open-std.org/itc1/sc22/wg21/docs/papers/2024/p2414r4.pdf
- P3347R0 Invalid/Prospective Pointer Operations
	- https://www.open-std.org/jtc1/sc22/wg21/docs/papers/2024/p3347r0.pdf
	- Based on Davis Herring's P2434R1 "Nondeterministic pointer provenance"
		- https://www.open-std.org/jtc1/sc22/wg21/docs/papers/2024/p2434r1.html
- P3064R2 "How to Avoid OOTA Without Really Trying"
	- https://www.open-std.org/itc1/sc22/wg21/docs/papers/2024/p3064r2.pdf

Overview

- Lifetime-end pointer zap
- Out-of-thin-air (OOTA) cycles
- Where are we on OOTA?
- Leverage restrictions:
	- Real computer systems
	- Speculate properly or not at all
	- Existing restrictions for volatile atomics
	- No invention or repurposing of atomic loads
	- Tooling looks at object code
- Future directions

Lifetime-End Pointer Zap

Problem Restatement (C11, 1/2)

```
struct node_t* _Atomic top;
```

```
void list_push(value_t v)
```
{

}

```
 struct node_t *newnode = (struct node_t *) malloc(sizeof(*newnode));
Struct node_t *next = atomic_load(&top);
```

```
 set_value(newnode, v);
 do {
   set_next(newnode, next);
   // newnode's next pointer may have become invalid
 } while (!atomic_compare_exchange_weak(&top, &next, newnode));
```
Problem Restatement (C11, 2/2)

```
void list_pop_all()
\{struct node t * p = atomic exchange(&top, NULL);
 while (p) {
    struct node_t *next = p->next;
    foo(p);
 free(p);
    p = next;
\bigcup}
```
Freelist

Freelist

12

This is Real and Isn't Going Away

- LIFO stack described by Treiber in 1986
	- Written in IBM BAL, avoiding issues with compilers
- LIFO stack alluded to in early 1970s
- LIFO stack implemented in Rust library
	- Though with pop(), not pop_all().
- Used in heavily production in many languages

OK, OK, What is New Since 2023???

C and C++: Pointer Provenance

- Pointers contain bits and also "provenance"
	- Compiler may assume that pointers from two different calls to the allocator are unequal
- Provenance may be erased
	- Conversion to integer, I/O, optimization frontiers
- Davis Herring C++ proposal (P2434R1) provides "angelic provenance"

C++: Angelic Provenance

- Davis Herring P2434R1 ("Nondeterministic pointer provenance") restricts provenance restoration
	- Conversion from integer, I/O, optimization frontiers
	- Pointer provenance remains "provisional" until comparison or dereference
	- At which point, the compiler must choose provenance (if any) that allows the program to be well-formed

C++: Angelic Provenance

- Davis Herring P2434R1 ("Nondeterministic pointer provenance") restricts provenance restoration
	- Conversion from integer, I/O, optimization frontiers
	- Pointer provenance remains "Unit Sylsional" until comparison or death Twid
	- $-$ At which point \mathbf{p} and the compiler must choose provenance *I* (if any **Primitive** allows the program to be well-formed

What Else Is Needed?

- P2414R4 ("Pointer lifetime-end zap proposed solutions"): Provisional provenance results from:
	- Conversions to/from atomic<T *>
		- Including old pointer referenced by successful CAS operations
	- usable_ptr<T>
	- make_ptr_prospective() "identity" function
	- Volatile accesses involving pointers
- P3347R0 ("Pointer lifetime-end zap proposed solutions: Tighten IDB for invalid and prospective pointers")
	- Glvalue-to-rvalue conversions from invalid pointers must produce value bits consistent with those of the lvalue

What Else Is Needed?

- P2414R4 ("Pointer lifetime-end zap proposed solutions"): Provisional provenance results from:
	- Conversions to/from atomic<T *>
		- Including old pointer in successful CAS operations
	- usable_ptr<T>
	- make ptr_prospective() "identity" function
	- Volatile accesses involving
- prospective pointers
- P3347R0 ("Pointer **in the Lifetime-end proposed solutions: Tighten IDB for invalid and Not all that much!!!**
	- Glvalue-to-rvalue conversions from invalid pointers must produce value bits consistent with those of the lvalue

Status in C++ Committee

- All progressing through C++ committee:
	- P2414R4 "Pointer lifetime-end zap proposed solutions"
	- P3347R0 Invalid/Prospective Pointer Operations
	- Davis Herring's P2434R1 "Nondeterministic pointer provenance"
- No guarantees, but best progress thus far

Pointer-Zap Discussion

OOTA Cycles

OOTA Cycles

OOTA Cycles

 $r1 = r1x$ X; $Y = r\overline{l}x$ $r1;$ $\overline{}$ r2 =rlx Y; $Z = r l x r^2;$ rfi

 $r1 = r1x$ X; Y =rlx r1; $r2$ =rlx $Y;$ $Z = rlx$ $r2;$

 $r1 = r1x$ X; $Z = rlx$ r1; Y =rlx r1; $r2 = r1;$

 $r1$ =rlx X ; $Y = rlx r1;$ r2 =rlx Y; $Z = rlx$ r2;

$$
\begin{array}{rcl}\nr1 & = r1 \times X; \\
Z & = r1 \times r1; \\
Y & = r1 \times r1; \\
r2 & = r1;\n\end{array}
$$

Compiler eliminated the read from Y so that the store to Z can now occur before the store to Y

 $r1 = r1x$ X; Y =rlx r1; $r2 = rlx$ Y; $Z = rlx$ $r2;$ $r1 = r1x$ X; $Z = r \times r e^{r}$ $rad5x + 1;$ $r2 = r1$; **External" in reads-from external**
 External" in reads-from external
 in reads-from external

21 Whereliminated the read from Y so that the store to Z can now occur before the store to Y Hence

See Appendix D.3 ("Why rfe Instead of Tried-And-True rf?") of P3064R1

OOTA Cycles, Original Diagram

OOTA Cycles, Original Diagram

OOTA Cycles, Original Diagram

Where Are We on OOTA?

To form an OOTA cycle, at least one step must go backwards in time!!!

To form an OOTA cycle, at least one step must go backwards in time!!!

Where Are We on OOTA?

- Generalized "OOTA Cycle" (Section 2.2.2)
- Fundamental property of semantic dependency (Sections 5.3 and 6.1)
- Demonstrate OOTA-freedom under restrictions (Sections 6.2 and 6.3 for demonstration, 4.4 for restrictions)

Leverage Restrictions

Real Computer Systems

Real Computer Systems: Store-to-Load

• Store-to-load links are temporal*

* The event that is logically first must happen before the other event in real-world time Dual-socket Intel(R) Xeon(R) Gold 6138 CPUs @ 2.00 GHz, 80 hardware threads total: Measure beginning of store to end of load

Real Computer Systems: Store-to-Load

• Store-to-load links are temporal: HW view

Real Computer Systems: Store-to-Store

Store-to-store links are atemporal*

47 * The event which is logically first can happen after the other event in real-world time Dual-socket Intel(R) Xeon(R) Gold 6138 CPUs @ 2.00 GHz, 80 hardware threads total: Measure beginning of winning store to end of store

Real Computer Systems: Store-to-Store

• Store-to-store links are atemporal: HW view

Real Computer Systems: Load-to-Store

• Load-to-store links are atemporal

Dual-socket Intel(R) Xeon(R) Gold 6138 CPUs @ 2.00 GHz, 80 hardware threads total: Measure beginning of load to end of store

Real Computer Systems: Load-to-Store

• Load-to-store links are atemporal: HW view

"fr" is "from reads", which connects a read to a write that happened too late to affect the value loaded

Real Computer Systems: Summary

- Load-to-store links: Atemporal
- Store-to-store links: Atemporal
- Store-to-load links: Temporal
	- And thus have ordering properties on the cheap

r1 = speculate x 2; $rz = somefunc(r1);$ $r2 = so$
 $r2 = r2$

$X = r l x 1;$

 $r1$ =speculate_x 2; $r2 =$ somefunc(r1); $\frac{1}{2}$ $\frac{1}{2}$ **Als o** improper!!!

$X = r l x 1;$

Don't just guess! Guess and then check!!!

 $X = rlx$ 1; $r1$ =speculate_x 2; $r2 =$ somefunc($r1$); **Y = r2; r3 =rlx X; // 1, not 2! if (r1 != r3) r2 = somefunc(r3);** $Y = r2;$ **temporal!!!**

See Section 5.2 ("Instruction Ordering") and Section 7.1 ("Hardware Architecture and Design") of P3064R1

Existing Restrictions on Volatile Atomics

Existing Restrictions on Volatile Atomics

- Compiler may not:
	- Reorder accesses
	- Invent, duplicate, or repurpose accesses
	- Merge or fuse accesses
	- Omit accesses
- Relax restrictions for non-volatile atomics?

No Atomic-Load Invention/Repurposing

No Atomic-Load Invention

• Guaranteed perfect square for small X:

int r $0 = r \, \lambda \times x$; int r1 = r0 $*$ r0 + 2 $*$ r0 + 1;

• But not if atomic loads are invented!!! int r $0 = r \, \lambda \times x$; int invented =rlx x; int $r1 = r0 * r0 + 2 * invented + 1$;

No Atomic-Load Invention

• Guaranteed perfolled the team of the form and X: int r $0 \times x$; int r \leq * r0 + 2 \geq r0 + 1; • But not atomic loads are invented!!! int =rlx x; int i v red $=$ rlx int r1 = $*$ invented + 1;

No Atomic-Load Repurposing

• Guaranteed perfect square for small X:

```
r2 = rlx \times x;
do_something(r2); // No synchronization or stores to x
int r0 = r \, \lambda \times x;
int r1 = r0 * r0 + 2 * r0 + 1;
```
• But not if atomic loads are repurposed!!! $r2 = rlx \times x$; do_something(r2); // No synchronization or stores to x int r $0 = r \, \lambda \times x$; int r1 = r0 $*$ r0 + 2 $*$ r2 + 1;

No Atomic-Load Repurposing

Instead, Merge the Atomic Loads

• Guaranteed perfect square for small X:

```
r2 = rlx \times x;
do_something(r2); // No synchronization or stores to x
int r0 = r \, \lambda x;
```
int r1 = r0 $*$ r0 + 2 $*$ r0 + 1;

• And that guarantee is maintained for merged loads:

```
r0 = rlx \times x;
do_something(r0); // No synchronization or stores to x
int r1 = r0 * r0 + 2 * r0 + 1;
```
Instead, Merge the Atomic Loads

• Guaranteed perfect square for small X:

 $r2 = rlx \times x$;

do something(r2); // No synchronization \mathbf{G} d perfect square for small X:

x;

thing(r2); // No synchronization Chronization

=rlx x;

= r0 * r0 + 2 * contains synchronic loads :

x; arantee is ing() contains atomic loads :

something() contains atomic loads :

some ething(r2); // No synchronizate ynchronizate

= r0 * r0 + 2 * reontains synchronic

quarantee is a reontain atomic loads

x x;

something() contrains atomic

something() contrained

something() contrained

something() cont

 $int r0 = rlx x;$

int r1 = r0 * r0 + 2 * r^2 of $\frac{1}{2}$

 \cdot And that quarantee is \sim and \sim maintained loads:

 $r0 = rlx \times x$

do set ϵ of \mathcal{C} is a synchronization or stores to x

If d^0 then m_{v+2} * r0 + 1;

Atomic Loads and Memory Ordering

 $r1 = r1x$ X; r2 =rlx Y; $Z = rlx$ (r1 == r2); sdep?

$$
X = r l x 1;
$$

Note: X, Y, and Z boolean and initially zero

See Section 7.2 ("Constraints of the Standard") and Appendix D.4 ("Inventing Atomic Loads"), Listing 22 of P3064R1

Atomic Loads and Memory Ordering

 $r1a = r1x$ X; r1b =rlx X; // Invented load If $(r1a := r1b)$ { $Z = r\overline{\text{lx 1;}}$ $r2 = rlx$ Y: } else { $r2 = rlx$ Y; $Z = rlx$ (r1b == r2); } $X = r \lceil x \rceil$ **sdep!**

Note: X, Y, and Z boolean and initially zero

Inventing atomic load likely also invents hundreds-of-cycles cache miss!!!

Atomic Loads and Memory Ordering

Note: X, Y, and Z boolean and initially zero

Non-Volatile Atomics Optimizations?

- Looking only at relaxed operations:
	- **Reorder loads/stores from/to different objects**
	- **Merge back-to-back loads to same object**
	- **Drop loads whose values are unused**
	- **Discard first of back-to-back stores to same object**
	- **Fuse loads from (or stores to) adjacent objects if this results in a machine-word-sized/aligned access**
	- **But no invented, duplicated, or repurposed loads!!!**

Tooling Looks at Object Code

See Section 7.3 ("Semantic Dependencies and Tooling") and Appendix C ("But What About Tooling?"), P3064R1

OOTA Cycles, Original Diagram

• Self-satisfying load-buffering cycle, $x=yz=42$

OOTA Cycles, Original Diagram

• Self-satisfying load-buffering cycle, x==y==42

OOTA Cycles, Original Diagram

Semantic Dependencies are Tricky

- At source-code level, semantic dependencies:
	- Are not strict functions of source code (Section 2)
	- Can be many-to-one (Section 2 and Appendix D.2)
	- Depend on partially defined executions (Section 3)
	- Depend on compilers and their users (Section 4)
- Current paper assumes local analysis (no global cross-thread optimizations)

Semantic Dependencies in Code?

- Semantic dependencies are temporal:
	- Instructions take time to execute
	- Speculation must be checked against actual load

Semantic Dependencies in Code?

- Semantic dependencies are temporal:
	- Instructions take time to execute
	- Speculation must be checked against actual load
- Compiler optimizations break dependencies:
	- But HW memory models respect dependencies
	- Thus look at object code (seL4 verification approach)
	- Also look at other compiler-produced artifacts

Semantic Dependencies in Code?

- Semantic dependencies are temporal: executing
	- Instructions take time to execute
	- Speculation must be checked \mathbf{p}^{α}
- Compiler optimizations break dependencies:
- The Pendency's code with take notes: – But HW_{max} OV $_{\text{eff}}$ $_{\text{eff}}$ are weighendencies Semantic dependencies are temporal: away,

- Instructions take time to execute

- Speculation must be checked are the security

Compiler optimizes of the will take cites:

- But Hiviter optimic.

- But Hiviter optimic.

- But Hysiler Openantic.
 F compiler semantic. **S** depending Eler optimizes dependencies:
Ler optimizes dependencies:
The position of the will take cles:
Inpiter optimizes code will take cles:
not semantic: code will take clear
not semantic: code will take clear
	- Thus look at object code (seL4 verification approach)

it

Where Are We on OOTA? (Reprise)

- Generalized "OOTA Cycle" (Section 2.2.2)
- Fundamental property of semantic dependency (Sections 5.3 and 6.1)
- Demonstrate OOTA-freedom under restrictions (Sections 6.2 and 6.3 for demonstration, 4.4 for restrictions)
	- The main restriction is: No invented, duplicated, or repurposed atomic loads

Future Directions

- From compilers to (some) JITs, interpreters, and linktime optimizations (LTO)
- Compilers doing (some) global analysis given volatile atomics
- Identify absolute semantic dependencies inherent in source code
- Non-shared-memory communication

Discussion